

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/661,802	09/12/2003	Thomas D. Lovett	BEA920020019US1	8363
	7590 10/09/200 S OF MICHAEL DRY	09/12/2003 Thomas D. Lovett BEA920020019US1 8363  10/09/2007 MICHAEL DRYJA 0#105-248 ROJAS, MIDYS		
	PER RD #105-248  ROJAS, MIDYS Z 85233			
GILBERT, AZ	GILBERT, AZ 85233			PAPER NUMBER
			2185	
		•	MAIL DATE	DELIVERY MODE
	•		10/09/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

į			<
· ·		Application No.	Applicant(s)
		10/661,802	LOVETT ET AL.
	Office Action Summary	Examiner	Art Unit
1		Midys Rojas	2185
Period fe	The MAILING DATE of this communication a	appears on the cover sheet v	vith the correspondence address
A SH WHIC - Exte after - If NC - Faild Any	CORTENED STATUTORY PERIOD FOR REF CHEVER IS LONGER, FROM THE MAILING Presions of time may be available under the provisions of 37 CFR or SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period for reply will, by stare to reply within the set or extended period for reply will, by stareply received by the Office later than three months after the maked patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a lod will apply and will expire SIX (6) MO tute, cause the application to become A	ICATION.  reply be timely filed  NTHS from the mailing date of this communication.  ABANDONED (35 U.S.C. § 133).
Status			
1)⊠	Responsive to communication(s) filed on 12	September 2003.	·
2a) <u></u>		his action is non-final.	
3) 🗌	Since this application is in condition for allow	wance except for formal ma	tters, prosecution as to the merits is
	closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.	D. 11, 453 O.G. 213.
Disposit	ion of Claims		
5)□ 6)⊠ 7)□	Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are with description of the above claim(s) is/are with description of the above claim(s) is/are allowed.  Claim(s) 1-20 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and	lrawn from consideration.	
Applicat	ion Papers		
10)⊠	The specification is objected to by the Exam The drawing(s) filed on <u>12 September 2003</u> Applicant may not request that any objection to t Replacement drawing sheet(s) including the corr The oath or declaration is objected to by the	is/are: a)  accepted or b). he drawing(s) be held in abeya rection is required if the drawin	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).
Priority (	under 35 U.S.C. § 119		
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the International Bure See the attached detailed Office action for a line of the papplication from the Internation for a line of the papplication from the Internation for a line of the papplication from the Internation for a line of the papplication from the Internation for a line of the papplication from the Internation for a line of the papplication from the Internation for a line of the papplication from the Internation for a line of the papplication from the Internation for a line of the papplication from the Internation from the Internation for a line of the Internation from the Internation for a line of the Internation from th	ents have been received. ents have been received in riority documents have bee eau (PCT Rule 17.2(a)).	Application No n received in this National Stage
Attachmei	nt(s) ce of References Cited (PTO-892)	4\ ☐ Intention	Summary (PTO-413)
	ce of Draftsperson's Patent Drawing Review (PTO-948)		os)/Mail Date

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06)

3) Information Disclosure Statement(s) (PTO/SB/08)

Paper No(s)/Mail Date \_\_\_\_\_.

5) Notice of Informal Patent Application

6) Other: \_\_\_\_.

Application/Control Number: 10/661,802 Page 2

Art Unit: 2185

### **DETAILED ACTION**

#### **Drawings**

1. The drawings filed on 9/12/03 have been accepted by the examiner.

## Claim Objections

2. Claim 1 is objected to because of the following informalities:

In lines 2-3, Claim 1 states, "storing a second memory line not currently stored in the cache in place of the second memory line in the cache". However, if the second memory line is not stored in the cache it cannot be stored in place of itself. The Examiner believes that applicant meant to write, "storing a second memory line not currently stored in the cache in place of the first memory line in the cache". For examination purposes, the examiner will interpret claim 1 as having the meaning that the examiner believes that applicant meant to convey. Appropriate correction is required.

## Claim Rejections - 35 USC § 101

3. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claim 20 is rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. The modular carrier signal of Claim 20 does not constitute statutory subject matter because the claimed invention does not fall within at least one of the four categories of patent eligible subject matter recited in 35 U.S.C. 101 (process, machine, manufacture, or composition of matter).

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1-5, 18 are rejected under 35 U.S.C. 102(e) as being anticipated by Williams, III (2003/0110356 A1).

Regarding Claim 1, Williams III discloses a method comprising:

evicting a first memory line currently stored in a cache (cache data to replaced has been altered and must be written back to main memory 8, paragraph 0036) and storing a second memory line not currently stored in the cache in place of the first memory line in the cache (when the processor executes an instruction that causes a cache miss, a linefill operation retrieves data from the main memory, selects a victim cache line to replace with this data and writes the new data in the victim cache line, paragraph 0035);

while evicting the first memory line, temporarily storing the second memory line in a buffer (fill buffer 12); upon eviction of the first memory line, moving the second memory line from the buffer into the cache (see paragraphs 0041-0049).

Regarding Claim 2, Williams III discloses the method further initially comprising receiving a transaction relating to the second memory line not currently in the cache (servicing write requests, paragraph 0041).

Regarding Claim 3, Williams III discloses the method further comprising, after temporarily storing the second memory line in the buffer, providing a response indicating that a

transaction relating to the second memory line has been performed (wherein the response to the request is in the form of servicing the request, paragraph 0041).

Regarding Claim 4, Williams III discloses the method wherein evicting the first memory line currently stored in the cache comprises inserting the first memory line in an eviction queue of memory lines to be evicted from the cache (dirty data to be evicted is written out to a write buffer and then written to the main memory, paragraph 0036).

Regarding Claim 5, Williams III discloses the method wherein temporarily storing the second memory line in the buffer comprises temporarily storing the second memory line in a data transfer buffer (DTB). Dirty data to be evicted is written out to a write buffer wherein the write buffer is a DTB since it buffers that data that is being transferred from the cache to main memory (paragraph 0036).

Claim 18 is rejected using the same rationale as that of Claim 1 wherein the computer readable medium is main memory 8 (Figure 1) and the system is able to process transaction while a first memory line to which the transaction relates is being loaded into a cache (see paragraph 0041).

Regarding Claim 19, Williams III discloses the article wherein the means moves the first memory line from the buffer into the cache (when the processor executes an instruction that causes a cache miss, a linefill operation retrieves data from the main memory, selects a victim cache line to replace with this data and writes the new data in the victim cache line, paragraph 0035) after eviction of the second memory line from the cache (cache data to replaced has been altered and must be written back to main memory 8, paragraph 0036).

Regarding Claim 20, Williams III discloses the article wherein the medium is one of a recordable data storage medium (Main Memory 8, Figure 1).

# Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 6-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams III (2003/0110356 A1) in view of Chryson et al. (6,549,930).

Regarding Claim 6, Williams III discloses the method of Claim 1 above. Williams III does not teach converting a transaction to which the second memory line relates into a set of concurrently performable actions using a multiple-stage pipeline. Chryson et al. discloses converting a transaction (in the pipeline the instructions are decoded for execution, Col. 8, lines 51-55) into a set of concurrently performable actions (plurality of stages serially arranged such as fetch, map, issue, execute, and retire, Col. 8, lines 62-64) using a multiple-stage pipeline (multiple execution pipeline, Col. 8, lines 34-36). It would have been obvious to one of ordinary skill in the art to modify the invention of Williams III to include the multiple stage pipeline of Chryson since the multiple stages of the pipeline allow improved system performance.

Regarding Claim 7, Williams III in view of Chryson et al. discloses the method wherein evicting the first memory line currently stored in the cache comprises inserting the first memory line in an eviction queue of memory lines to be evicted from the cache (dirty data to be evicted is written out to a write buffer and then written to the main memory, paragraph 0036) after the

Art Unit: 2185

transaction has been converted into the set of concurrently performable actions (since a transaction causes the cache miss, which in turn caused the eviction, then the transaction must have been converted in order to be executed).

Regarding Claim 8, Williams III discloses the method wherein temporarily storing the second memory line in the existing buffer comprises temporarily storing the second memory line in a data transfer buffer (DTB). Dirty data to be evicted is written out to a write buffer wherein the write buffer is a DTB since it buffers that data that is being transferred from the cache to main memory (paragraph 0036).

Regarding Claim 9, Williams III discloses the method further comprising, after temporarily storing the second memory line in the buffer, providing a response indicating that a transaction relating to the second memory line has been performed (wherein the response to the request is in the form of servicing the request, paragraph 0041).

8. Claims 10-14 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams III (2003/0110356 A1) in view of Applicant's Admitted Prior Art (pages 1-3 of specification).

Regarding Claim 10, Williams III discloses a system comprising a processor (core 4);

local random-access memory (RAM) for the processor (Main Memory 8, wherein the main memory may be a RAM, paragraph 0004); and,

at least one controller to manage transactions relative to the local RAM (controller 16 wherein this controller manages the eviction of dirty data to the RAM), the controller able to concurrently process the transactions while memory lines to which the transactions relate are

Art Unit: 2185

being loaded into one or more caches by temporarily storing the memory lines into one or more buffers (processing transactions from the fill buffer, paragraph 0041).

Page 7

Williams III does not teach a plurality of processors. Applicant's Admitted Prior Art (AAPA) discloses a NUMA system wherein a plurality of processors share one common local memory (page 3, paragraph 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ the system of Williams III in a NUMA environment as that of Applicant's Admitted Prior Art since NUMA is a multiprocessor system and therefore provides for processor redundancy in case of a processor failure.

Regarding Claim 11, Williams III in view of Applicant's Admitted Prior Art teaches the system wherein the local RAM is divided into a first memory bank and a second memory bank (memory is separated into distinct banks, AAPA), and the at least one controller comprises a first controller for managing transactions relative to the first memory bank, and a second controller for managing transactions relative to the second memory bank (processors and banks from individual processing boards, page 3, paragraph 2).

Regarding Claim 12, Williams III in view of Applicant's Admitted Prior Art teaches the system further comprising a plurality of nodes (processing blocks), a first node including the plurality of processors, the local RAM, and the at least one controller, each other node also including a plurality of processors, local RAM, and at least one controller, the plurality of nodes forming a non-uniform memory access (NUMA) architecture in which each node is able to remotely access the local RAM of other of the plurality of nodes (see page 3, paragraph 2 of AAPA).

Regarding Claim 13, Williams III discloses the system wherein the one or more existing buffers comprise one or more data transfer buffers (DTBs). Dirty data to be evicted is written out to a write buffer wherein the write buffer is a DTB since it buffers that data that is being transferred from the cache to main memory (paragraph 0036).

Regarding Claim 14, Williams III discloses the system wherein each controller comprises an eviction queue into which other memory lines to be evicted from at least one of the one or more caches is inserted (dirty data to be evicted is written out to a write buffer and then written to the main memory, paragraph 0036).

Regarding Claim 17, Williams III discloses the system wherein the transactions comprise at least one of memory line-related requests (write request) and memory line-related responses (the response is in the form of servicing the request, paragraph 0041).

9. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Williams III (2003/0110356 A1) in view of Applicant's Admitted Prior Art and further in view of Chryson et al. (6,549,930).

Regarding Claim 15, Williams III in view of Applicant's Admitted Prior Art (AAPA) discloses the method of Claim 10 above. Williams III in view of Applicant's Admitted Prior Art does not teach converting a transaction to which the second memory line relates into a set of concurrently performable actions using a multiple-stage pipeline. Chryson et al. discloses converting a transaction (in the pipeline the instructions are decoded for execution, Col. 8, lines 51-55) into a set of concurrently performable actions (plurality of stages serially arranged such as fetch, map, issue, execute, and retire, Col. 8, lines 62-64) using a multiple-stage pipeline (multiple execution pipeline, Col. 8, lines 34-36). It would have been obvious to one of ordinary

skill in the art to modify the invention of Williams III in view of Applicant's Admitted Prior Art to include the multiple stage pipeline of Chryson since the multiple stages of the pipeline allow

improved system performance.

10. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Williams III (2003/0110356 A1) in view of Applicant's Admitted Prior Art and further in view of Scaringella et al. (5,890,219).

Regarding Claim 16, Williams III in view of Applicant's Admitted Prior Art discloses the system of claim 10 above. Williams III in view of Applicant's Admitted Prior Art does not teach each controller comprises an application-specific integrated circuit (ASIC). Scaringella et al. discloses a controller comprising an application-specific integrated circuit (ASIC, Col. 10, lines 22-48 and Col. 10, line 63-Col. 11, line 5). It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the controller of Williams III in view of Applicant's Admitted Prior Art as an ASIC since these provide for a compact design, improved performance, and simpler integration with other components.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The examiner can normally be reached on M-F 5:30am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah can be reached on (571) 272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2185

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

12/

/Midys Rojas/ Midys Rojas Examiner Art Unit 2185

MR